{"id":21571,"date":"2026-10-15T12:14:02","date_gmt":"2026-10-15T12:14:02","guid":{"rendered":"https:\/\/news.theck1.no\/?p=21571"},"modified":"2026-10-15T12:14:02","modified_gmt":"2026-10-15T12:14:02","slug":"analyzing-intels-emib-and-foveros-advanced-packaging-roadmaps","status":"publish","type":"post","link":"https:\/\/news.theck1.no\/?p=21571","title":{"rendered":"Analyzing Intel&#8217;s EMIB and Foveros advanced packaging roadmaps"},"content":{"rendered":"<p style=\"margin:0 0 1em; padding:0.6em 0.9em; border:1px solid #d0d7de; border-radius:6px; background:#f6f8fa; color:#444; font-size:0.9em;\"><strong>Excerpt:<\/strong> The opening of an article from Tom&#8217;s Hardware. Read the original for the full story.<\/p>\n<div style=\"margin-bottom:1em; color:#666; font-size:0.9em;\"><strong>Tom&#8217;s Hardware &bull;  Anton Shilov  &bull; October 14, 2026<\/strong><\/div>\n<hr\/>\n<p>Advanced packaging technologies have become integral parts of advanced CPU and GPU designs, and virtually all of Intel&#8217;s high-end client and data center CPUs rely on its Embedded Multi-die Interconnect Bridge (EMIB) and Foveros technologies. But what&#8217;s next for these two advanced packaging methods? Before we try to see where both technologies are going, let&#8217;s first take stock of where we are today.<\/p>\n<p><!--more--><\/p>\n<p>Although Intel&#8217;s advanced packaging saga began in 2017 with the Kaby Lake-G CPUs and Stratix 10 FPGAs, packaging technologies weren&#8217;t quite the hot topic they are today.<\/p>\n<div style=\"margin-top:2em; padding:1em; border-left:4px solid #0073aa; background:#f5f7fa;\">\n<p style=\"margin:0;\"><strong>Source:<\/strong> Tom&#8217;s Hardware &bull;  Anton Shilov  &bull; October 14, 2026<\/p>\n<p style=\"margin:0.5em 0 0;\"><a href=\"https:\/\/www.tomshardware.com\/tech-industry\/semiconductors\/analyzing-intels-emib-and-foveros-advanced-packaging-roadmaps-how-intel-plans-to-scale-chips-in-every-direction\" target=\"_blank\" rel=\"noopener\">Read the original article at Tom&#8217;s Hardware &rarr;<\/a><\/p>\n<\/div>\n","protected":false},"excerpt":{"rendered":"<p>Excerpt: The opening of an article from Tom&#8217;s Hardware. Read the original for the full story. Tom&#8217;s Hardware &bull; Anton Shilov &bull; October 14, 2026 Advanced packaging technologies have become integral parts of advanced CPU and GPU designs, and virtually all of Intel&#8217;s high-end client and data center CPUs rely on its Embedded Multi-die Interconnect<\/p>\n<p class=\"more-link\"><a href=\"https:\/\/news.theck1.no\/?p=21571\" class=\"themebutton2\">READ MORE<\/a><\/p>\n","protected":false},"author":1,"featured_media":0,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[7],"tags":[],"class_list":["post-21571","post","type-post","status-publish","format-standard","hentry","category-it-hardware"],"_links":{"self":[{"href":"https:\/\/news.theck1.no\/index.php?rest_route=\/wp\/v2\/posts\/21571","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/news.theck1.no\/index.php?rest_route=\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/news.theck1.no\/index.php?rest_route=\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/news.theck1.no\/index.php?rest_route=\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/news.theck1.no\/index.php?rest_route=%2Fwp%2Fv2%2Fcomments&post=21571"}],"version-history":[{"count":0,"href":"https:\/\/news.theck1.no\/index.php?rest_route=\/wp\/v2\/posts\/21571\/revisions"}],"wp:attachment":[{"href":"https:\/\/news.theck1.no\/index.php?rest_route=%2Fwp%2Fv2%2Fmedia&parent=21571"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/news.theck1.no\/index.php?rest_route=%2Fwp%2Fv2%2Fcategories&post=21571"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/news.theck1.no\/index.php?rest_route=%2Fwp%2Fv2%2Ftags&post=21571"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}